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PART II. SYSTEM CONTROLLER OPERATION 
1. GENERAL DESCRIPTION 
The System Controller (S.C.) receives command data words from the computer 
and generates a differential trilevel command signal to the modules (up 
to 128). See System Diagram (Figure 1). The addressed module 
responds with a differential trilevel response word which the S.C. converts 
tc a parallel data word for the computer. The computer can be programmed 
to generate command words as desired depending on the data collection 
required. The Computer can be programmed to analyze the response data 
and output test results. The test program furnished is used to test 
the modules and verify that the system is working correctly. See Section VIII. 
The System Controller can also operate "OFF LINE" (independent of 
the COLlputer). The command l-lOrd bits .are selected by the front panel 
controls and the response word is displayed on the panel. 
The System Controller block diagram is shown in Figure 2. Command 
data words are stored in command data Register A by a deco~ed instruction 
from the computer (load command word A) command data is transferred from 
Register A to Register B as the data from Register B is used. The command 
line multiplexer selects the data from command data register B 
or data from the manual entry switches and generates a ~eria1 data word. 
The serial data word is used by the command line generator to generate 
a differential tri-leve1 signal. The sync generator provides the data 
"1", data "0", data "1" data "0" sync pattern for the command line. 
The timing and control logic monitors the Front Panel Switches, decoded 
signals from the computer, and the timing register~ and generates control 
signals for the S.C. The timing and control logic also decides from 
its inputs whether another command word should be generated or not. If 
another command word is required, then a logic "1" is loaded into the 
command timing register. 
The Command Timing Register generates "1 bit time" long signals for 
use throughout the SC. Note that command word timing is divided into 
36 bit times. See System Timing Diagram Figure 3. 
Each of the modules monitor the command word and the addressed module 
responses with small amplitude (.5V pp) tri1eve1 response word. The 
S.C. receives the response signal through a differential amplifier. The 
sign3l is then split into clock and data signals. The sync detector logic 
recognizes the data "1", data "0", data "1", Gata "0" pattern uninterrupted 
by a clock signal. 
The sync is used to start the Response clock counter e~d enable the 
response clock generator. The response clock causes the shift register 
to load the response data. 
If the response clock counter counts 12 clocks, no error is recorded; 
otherwise, a response clock error is stored in the Status Storage register. 
No Sync, Command Data Bad, Respor!se Parity Fail, Multiple Response are the 
remainder of the Status bits which are stored in the Status Storage register. 
The data is transferred from the Serial to Parallel Shift Register 
to Register B as soon as B is available. The transfer from B to A is also 
made on an availability basis. 
The Data/Status selector determines whether Response data or the 
statt~s bits are loaded into Response Data Register B. 
The Special Computer Interface Logic decodes signals from the computer 
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and causes command data to be loaded from the computer, and Response data 
to be inputed to the Computer. 
II. SYSTEM CONTROLLER PACKAGING 
Th~ System Controller is contained in a Digital Equipment Company 
Module Drawer (H925). See Figures 4 and 5. The Four System power supplies 
are mounted in the Drawer. Six DEC type card connectors provide 24 double 
card connections. Single and double size circuit cards are used to implement 
the logic. Inputs from the computer and signals from the Front panel 
terminate at the card connector with a special printed circuit card connected 
to flat cable. A small maintenance panel for adjustment of the Master 
Clock is included inside the chasis. 
III. FRONT PANEL 
The System Controller Front Panel controls the operation of the Data 
Acquisition System. See Figure 4 and Figure 6. The switches from left 
to right on the panel will not be discussed. The twelve s\·litches labeled 
CONHAND HORD control the command '-lord when the SC is in OFF LINE operation. 
The first seven bits select the module address (0-127); the next four 
select the NUX address or control function. All s\"itches select a "1" 
when in the "up" position. When the PARITY switch is in the "up" or 
ODD position, the parity bit is made a "1" or "0" such that the total 
number of bits at logic "1" is odd. This is the normal position. If 
the PARITY s'vitch is placed in the dc\m position, even command word parity 
is generated. The address module, in this case, should respond with a 
- 2a -
command data bad signal. See Figure 3. 
The System Controller operation switch selects whether the SC operates 
with the computer or from the front panel controls. When in ON-LINE 
operation, the System Controller uses output data from the computer 
to generate command words, and inputs responses to the computer. The OFF-
LINE operation uses the control switches for command words. The ONL* 
and OFL* signals are -v or open from the switch; however, a pull resistor 
to +V is on the receiving PC card. 
The MODE switch selects whether the command word is generated in the 
INTERLEAVB mode or NORMAL. See Figure 3 for definition of INTERLEAVE or NORMAL. 
The MAN. (Manual) control switch in the ON position stops the generation 
of any command words. The pressing of the CMND INIT. (Command initiate) 
switch causes one and only one command word to be generated. The MAN. 
switch in the "up" position allows command word to be generated automatically. 
The AID DATA indicator lamps display the last received response word 
(What's in Response Data Register B). The RESPONSE STATUS indicators if "lit" 
indicates a failure. Refer to Figure 18 for the exact meaning of the status 
bits. 
The command word indicators indicate the command word in Register B. 
(The command data that will be used next.) 
IV. POWER SUPPLIES 
The pmvcr key switch turned to the off position turns all pO\Oler off 
including power to the computer, System Controller and modules. The 
second position of the switch turns power on to the computer and the 
cabinet fan. See Figure ~ The third position turns power to the whole 
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system. The four SC power supplies should be maintained at the following 
voltages: 
PO\-ler SUPEfJ' No. Voltage Sett!E.s. 
(1) +6.5 :!: .25VDC 
(2) -8.5 :!: • 25VDC 
(3) +l2V ± .5VDC 
(4) -l3V ± .5VDC 
Each pO\<1er supply has a crowbar protection device attached to it, (Sorenson 
VPl) which set .to clamp the power supply if it exceeds .5 volts above 
its nominal setting. If the clamping to (OV) is caused by a transient, 
turning the System power on and off is all that is necessary. 
V. PRINTED CIRCUIT TYPES AND CARD LAYOUT 
Figure 8 shows the top view (wiring side) of the card connector chasis. 
The maintenance panel has the clock controls on it. The switch on the left 
when in ·the IN! position a11o\01s the internal osci.llator to determine the 
Master Clock frequency. The HI-LO'" s\Ol:ttch selects the frequency range. 
The control on the top allows for co~tinuously varying the frequency from 
approximately lOKC - 750 KC. Puting the control to EXT allows for an 
external generator to be plugged into the rear of the chasis and set 
the command word clock frequency. 
The System Cuntroller is packaged on single and double size circuit 
cards. The logic implemented on each card performs a unique function. 
The following is a list of the PC cards used in the System Controller. 
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Number Required per 
NAME GI NO. System 
Response Receiver 366A 1 
Command Line Gen. 367A 1 
Conunand Line Multiplexer 368A 1 
Conunand Data Register 369A 1 
Computer Interface Decode 370 1 
Timing and Control Logic 37lA 1 
Response Data Register A 372 1 
Response Data Register B 37~A, 1 
Lamp Driver 374 4 
Response Status 375A 1 
Power Relay 376 1 
Computer Interface Logic 377A 1 
The l~cation of each PC card is shown in Figure 8. Three panel cable 
connectors and 4 computer cable connector locatlons are also shown. 
VI. LOGIC ELEMENTS 
The System Controller logic is implemented with the nine devices shown 
in Figure 9. Each is made using complementary MOS technology with the 
exception of S016 which is P-channel MOS. In all cases, tte -V input 
is a logic "1" and +V is a logic "0". t~ith the exception of computer 
input/outputs all logic levels within the SC is as just described. 
1. Logic Gate's 
The HEX Inverter, (S081) Quad Two Input NOR (5080) and Dual Four 
Input NOR (5079) are negative true logic gates. 
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2. RST FLIP/FLOP 
The S07l-l flip-flop provides an and-or gatin~ to the set and 
reset inputs of the flip-flop. The S07l-2 provides two flip-flops 
in a 16 pin dual-in line package. The S07l-3 and S07l-4 provide for 
3 bits of storage. Each bit is loaded when its clock goes negative. 
3. Shift Register 
8016 is a 9 bit ser!al to parallel shift register that can be 
reset to logic "0". The Reset input going negative causes each c.f 
the nine bits to be set to logic "0" with $1' The data at the input 
during ~l time is transferred from the data input to bit 1 during 
~2 time and so forth down the register. 
4. Oscillator and 1\10 Phase Clock Driver 
S030A includes an internal oscillator. The duration of ~l is 
determined by the value of Rl and C while the duration of $2 (negative) 
is determined by R2 and C. Pins 8-9 and 5 can be tied together with 
only one Rand C if 41 and ~2 need not be independently adjusted. 
When the internal clock enable is negative, the internal oscillator drives 
the two phase clock driver; If positive $1 and ~2 follow tht External 
Clock Source. The internal clock can be stopped or started at anytime 
by the STOP clock or START clock controls going negative. 
Vll. DETAILED r'UNCTlONAL DESCr.IPTION 
1. §.EtE'm Con_tro}ler _liirine Diagram 
Figure 10 shows all the wiring between printed circuit cards, 
the front panel, the computer to the left, and the Data/Power 
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Cable connector to the modules to the right. Each card performs a 
certain logic function and a discussion of each follows. 
2. Response Une Receiver - GI 366 
The circuit shown in Figure 11 shows the System Controller Response 
receiver, which receives a low po~er differential trilevel si~nal 
and generates data and cleek information. The d1fferential receiver 
comprising transistors 1-6 reduces the common mode noise by at least 
30db and amplifies a trilevel signal approximately +6db. The amplified 
tri1evel signal drives three Fairchild 710 comparators. Comparator A 
referenc.e is adjusted such that the output swings negative a~ the input 
goes above the adjusted positive voltage level. The output of the 
comparator A then becomes data. Transistoxs 7 and 8 are used as level 
changers to generate Data (negative true) at the +6, -8 volt levels 
used in the System Controller. Figure 12 shows the response line 
-- ---inputs and the Data and Clock output waveforms. 
The Reference 0.- comparator B is adjusted to a negative voltage 
su~h that a negative signal below the reference causes the output to 
go negative. Fig'Jre 13 shows the response signal into the comparators 
along with the Receiver output signals. The Data and Clock reference 
voltage is adjusted so that the nominal ampli.tude response signal 
has greatest noise immunity. 
If a module malfunctions and decodes the address wrong, there 
can be more than one module responding at a time. The right hand 
part of Figure 13 shm.;s a response signal wIth two modules responding. 
The outputs from each module add a1gebreica i 1·, • The slight stairstep 
effect is caused by the difference in distance from the System' 
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Controller. The Multiple response reference is set above the largest 6i~gle­
response signal and below the &mallest double response signal. The 
response signal is attenuated by about 2db by 300 feet of cable so 
there is about 2du differenc~ in the response signals received. 
The multiple response signal is passed on to the Computer by the 
System Controller, where the Computer, under program control, Can take 
appropriate action. 
3. Command Line Generator - GI 367A 
The Command Line Generator recei.ves serial data, ('locking and 
control Signals and generates the differential tri~evel command 
signal, see Figure 14. The Output Circuit (S056A2) is also used 
in each module. Refer to Part I, Secticn IV-7 for S056A2 operation 
and schematic. The START SYNC (TRO) and STIP SYNC (TR3) cause the 
data "1", data "0", data "1" data "0" sync pattern to be generated. 
The signals at S056A2 pin 20 (LARGE POSITIVE TRUE signal) and pin 2 
(LARGE NEGATIVE TRUE signal) are similar to the response signals 
from the modules. $1 and $2 cont!:ol the generation of clock and 
data outputs. The DATA #2 START (TR3) causes the serial data stream 
to be gated onto the D~ta bus. The DATA #2 STOP (TR14) prevents the 
serial data signal from getting to the Data bus. As the serial 
data stream is passing through the S056A2 circu:: t, the number of data "1" 
bits is counted. Either ODD PARITY ENABLE or EVEN PARITY ENABLE 
is true during TR14 t5.me. A data bit either logic "1" or logic "0" 
is genernted by 3056A2 at Parity time (TR14). If the number of data 
bits gencrateJ since the start of the command word is ev~n and the 
ODD PARITY ENABLE is true, the parity bit output will be a logic "1". 
L1key.'is~. an odd numb<or of data bits and ODD PARITY ENABLE cause 
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... 
a parity bit of logic "0"; for the EVEN PARITY ENABLE signal the 
opposite is true. The System Controller normally generates odd parity. 
Th~ Even Parity is used only to check command word Parity detection 
of each module. DATA {II ENABLE (TR15) causes +V (logic "0") to be 
gated onto the bus. The t\010 signal outputs of the S056A2 are clamped 
to ground by the two HOS devices 1 and 2 whenever OUTPUT ENABLE is 
false (+V) • 
The positive and negative true command line signals are amplified 
by identical circuits. Only the positive true amplifier will be 
dis~ussed. The S056A2 has a l~mited voltage and current driving 
capability the 82n balanced line must be driven to the +V, -v levels. 
Devices 19 and 20 split the trilevel signal into a clock and data 
components. The emitter of device 20 should follow the data part of 
the signal, the emitter of 19 the clock part. Devices 3 and 5 
invert the signal twice and shorten the rise and fall Ume of the data 
signal. Devices 4 and 6 perform the same function for the clock 
signal. 
The signals at the collectors of device 5 and 6 swing from +12V to 
-13V. Devices 7 and 8 form a push pull emitter follower type driver. 
When data is true, device 7 is on. The voltage at pin A is the result 
of a voltage divider between 5ln and the 82n line 51 !282 (12V) -
7.4 volts. The on res5.stance of device 7 10vIers the voltage slightly. 
When data is logic "0" both device 7 and 8 are off. The 8211 terminating 
resistor pulls pin A to ground. \Vhen clock is true, device 8 is on 
and the line is pulled negative. The zener from base to emitter 
prevents the emitter base breakdown voltage from being exceeded. 
The 511 ~nd 2.2~f capacitor isolate the current spiking from the power 
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supply. During the switching time both devices 7 and 8 can he on 
causing high current surges. 
4. Command Line Multiplexer - GI 368A 
The Command Line MUltiplexer converts the paralleled data from 
command Data Register A to a serial data stream, see Figure 15. 
If the System Controller is in the off line mode, the command word 
set by the front panel switches is used for the parallel word. Two 
9-hit shift registers S016 R, P generate the timing signals TR3 
through TR13 for the multiplexer. The logic for the DATA INPUT 
signal is: 
DATA INPUT = (TR3·CII+TR4·CIO+ +TR13'COl)ONL 
+ (TR3·SOll+TR4·S010+ ••• +TR13·S0l) 
Note that up until the final inverter output, the signal is the timing 
signal times the data bit "barred". The final inversion causes the 
each data hit to appear at the DATA INPUT signal point at the proper 
time to generate the command word. 
5. Command Data Registc! - GI 369A 
The command data register stores the command word information 
from the computer, see Figure 16. The 12 bit information is translated 
from the 0, 5V levels to a -7, +7 levels by the input level changer 
(ILC) circuit as shmffi helm.: 
Output 
OV (Logic "0") -+ -7V (Logic "1") 
5V (Logic "1") -+ +7V (Logic "0") 
Thus, the ILC is shmm as an inverter since it logically inverts 
the signal. The Command Data Register A is built from four S071-4 
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(3 bit inverting latches). The twelve data bits from the Data Output 
Buss (BAC) are loaded into Register A whenever the LOAD CONMAND DATA 
REGISTER A signal is negative (Logic "1"). Register B uses the non-
inverting (S071-3) 3 bit register. The data is transferred from 
register A to register B by the LOAD COMMAND DATA REGISTER B signal. 
The data in register B is used to generate command word. 
6. Computer Interface Decode - GI 370 
The Computer Interface Decode circuit decodes the "B~B" lines and 
generates the "616", "615", "614" signals. These signals ar~ used 
by the Computer Interface Logic (GI 377A) for decoding computer instruc-
tions. Refer to Figure 17. Note that each of the seven System Controller 
instructions begin with 614, 615, or 616. See Figure 18. The input 
level changer conv~rts the +5V, OV logic to -V, +v, logic of the System 
Controller. The logic translation is thus: 
Input 
+5V (Logic "1") 
OV (Logic "Oil) 
7. Timing and Control Logic - GI 371A 
Output 
+v (Logic "0") 
-v (Logic "1") 
The timing and control logic provides all the control signals 
for generation of the Command word, see Figure 19. The frequency of 
master two phase clock generator is controlled by the R-C network 
shoHn. By adjusting the potentjnmetcr and selecting the 10\" and 
high position, the clock frequency can be varied from -10Ke to 750KC. 
Also, an external source can be used as the frequency source. The 
input connector is on the rear of the cabinet and the selection 
s\vi tch cn the card chassis. The two phase clock is ampli fied by the 
Hex inverter for distribution to the rest of the system Controller. 
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The command Timing Register is composed of five S016,9 Bit Shift 
registers. A logic "1" is im~erted into the timing register each 
time a new command word is to be generated by the start Ring counter 
signal. The "1" bit is shifted down the register generating the 
successive "TRXX" bit times. The logic equation for the generation 
of. the start ring counter is: 
START RING COUNTER = (OF'L+ONL' CIR)(NORM'TR35+INLV' TR17) 










timing register count 
Whenever the logic detects the fact that no command word is being 
generated (no "1" in the timing register) and a new command word should 
be generated, the ASYCHRONOUS START signal is generated. The ASYCHRONOUS 
START flip-flop is set by the fo11ov11ng logic. Set ASYCHRONOUS START = 
corn·lAND INITIATE + CDOF (OFL + ONL' CIR) 
where 
CDOF - Command Data Off 
CI~ - Computer Interface Ready 
The Command Data Off flip-flop is set by either a power up signal 
(R-C net\vork) or TRO . TRI8 . TR36 • ~2' This indicates that timing 
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register is at TR36 (command word has just been finished) and there 
is not a new command started (TRO) or one in progY'ess (TR18). 
The Output Enable signal prevents the command word from getting 
onto the line and clamps both positive and negative signals to ground. 
This occurs whenever the command word is no longer being generated 
or when words are being generated in the INTERLEAVE MODE. Note that 
in the NO&~L mode, the command word (both positive and negative true) 
must be clamped to ground between during TR19 and TR20 time. There-
fore, the logic for setting the OUTPUT LNABLE flip-flop is: 
SET OUTPUT ENABLE = START RING COUNTER + INLV·tPl 'TR20 
RESET OUTPUT ENABLE = END COM. DATA + INLV·tPl·TR18 
8. Response Data Register A - GI 372 
The Response Data Register A stores the Response Data word until 
the computer can accept the response word, see Figure 20. Each S071-4 
stores and inverts three bits of data to form register A. The LRDRA 
(load Response Data Register A) signal is generated whenever Response 
Register B is full and A is empty, see 377A for details. The LRDRA 
signal transfers the Response data word from B to A. 
The PDP-8L computer has a "party line 10" so wr.enever the computer 
decides a word can be accepted an INPUT RESPONSE DATA (IRD) instruction 
is issued, see 370 and 377A for further details. The decoded IRD 
instruction generates the ENABLE RESP. DATA signal \>7hich gates the 
response data on the Data input buss. The logic gating for each bus 
is: ACOG = COO, ENABLE RESP. DATA Note the logic internal to 'the System 
ConLro11er is: 
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+7 logic "0" 
--7 logic "1" 
on DATA BUS the logic levels are 
+5 logic " 1" 
OV logic "0" 
Data is set on the Data Buss. 
9. Respor.se Data Register B - GI 373A 
The Response Data Register B circuit card shifts the DATA (DELAYED) 
and parallel loads the respunse data into RESPONSE DATA REGISTER B, 
refer to Figure 21. The S016 (L) and (H) provides the shift register. 
The data from the shift register is loaded into RESPONSE DATA REGISTER B 
by LRDRB (load Response data Register B) which happens at TR38 time. 
The gating on bits 3-5 load either the three status bits into Register 
B or the sign and two MSB's of the Response data into register B. 
The logic for bit 3 is: 
SIGN·RESP. STATUS ENABLE + MULTIPLE RESPONSE GATED·RESP. STATUS ENABLE 
The logic for ~)its 4 and 5 are similar. Note that the rest of the 
response data is loaded into register B even if one of the status bits 
are true. This simplifies the logic since the computer will ignore 
that part of the status word. 
10. Lamp Driver - GI ~74 
Each GI 374 has six lamp drivers. Any of the MOS logic circuits 
will drive the lamp drivers. The schematic is shO\yn in Figure 22 • 
The logic is: 
-V (logic "1") - lamp on 
+V (logic "0") - lamp off 
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The lamp is connected between the emitter and +V. 
11. Response Status - GI 375A 
--- ---The Response Status Logic receives CLOCK and rATA signals from 
the Re2ponse Receiver (366) circuit and records any data transmission 
errors (STATUS). See Figure 23 • 
. The Sync Detector circuit detects the "1", 110", "1", "0" sync 
pattern. The series of B, C, D S080 2 input NOR gates form four 
latches with gating. Each latch in succession stores the fact that 
the next part of the sync pattern has occurred. If a clock signal 
is detected the latches are reset and the sync pattern must be repeated 
for a sync detection. 
The sync output is loaded into the Response Clock Counter. TS25, 
the first bit out, resets the sync detector. S016 (M) and (N) are 
shift registers that count the response time periods (TS25 through 
TS37) from the response clocks. If the correct number (12) of response 
clocks are received, the shift register \07ill indicate TS36 time at the 
end of the response signal. 
The Response Clock Error flip-flop is reset just prior to the 
end of the response word and set if TS36 is true at TR38~: time. 
TR38)~ is two clock pedods after the completion of the command word 
clocking output. Since the 300 foot maximum module distance can cause 
approximately 900ns round trip delay, the later command word timing is 
used to Bet the Response clock ERROR flip-flop. 
The flip-flop not getting set indicates that the logic detected 
too mnny or not enough clocks from the response. S07l-2 (L) delays 
the Data signal so that it is the right time with respect to clock 
for loading into the Response Shift Register, see 373A (Response Data 
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Register). 
The two phase response clock (~l' ~2) is gated on by SYNC and 
off by TR38'~. This inhlbits noise from shifting the data before its 
loaded into Respom;e Data Register B. 
The response parity detection circuit is implemented by 5071-1 
(H. and J) and three S080(F) 2 input gates. The flop-flops provide 
a one bit dt·lay. The feedback logic is: 
(PAR + DATA DELAY) (PAR + DATA DEL) c PAR'DATA DEL + PAR·DATA DEL 
This effectively counts the number of ones received. The flip-flops 
are reset by the SYNC signal. Ii the signal at pin AP is negative 
at the completion of the response signal, an even number of "l's" have 
been received (response parity failure). 
Two S080 2-input gates form the No Sync latch. TR2l (the time period 
just before an expected sync signal) sets the latch. If a SYNC signal 
is received it resets the latch. 
The multiple response latch is mechanized the same way. Figure 18 
shows the data status word format. Note that if anyone of three 
status bits (~ruLTIPLE RESPONSE, RESPONSE CLOCK ERROR, or NO SYNC) 
are set, the status bits are gated into Response Register B instead 
of the Response Data. The three status bits are "ored" together to 
provide the RESP. STATUS ENABLE signal. 
If the module detects any fault in the command word, such as even 
instead of odd parity, the module generates a negative (clock like) 
signal early, see the System timing diagram. The CO}t-1.AND DATA BAD 
flip-flop is reset at TR18 and set if CLOCK is true at TR22 time. 
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The COMMAND DATA BAD and RESPONSE PARITY FAIL status bits are loadC!.d in 
Response Register B with the Response Data, see GI 373A. 
12. Power Relay - GI 376 
The Power Relay delays the -v to t!.e modules, see Figure 2/,. 
This assures the Power up reset circuitry in the Nodule will work. 
The Delay from the time the syste~ Controller receives power till the 
-v is on to modules is approximately 1 second. There is also a delay 
in the T & C logic (GI 371A) such that no command word is sent for 
the first few seconds. 
13. Computer Interface Logic - GI 377A 
The Computer Interface logic decodes computer control signals 
and generates transfer signals for the storage rpgisters and status 
signals for the computer, see Figure 25. 
When a "6146" (Input Response Data) is executed in the computer, 
the AC CLEAR and ENABLE RESPONSE DATA signals are generated, see 
Figure 26 for waveforms. The last number of the instruction refers 
to "lOP" signals generates; Le., "6146" causes an IOP4 and IOP2 to 
be generated, "6151" causes only an IOP1 to be generated. For the 
"6146" (IRD) the Accumulator of the computer mu'>t be reset prior to 
loading a response word. The AC CLEAR BUS gene.:ated by an IOP2 and 
614 clears the accumulator of the computer. The IOP4 that fo1lo\-1s 
generates the ENABLE RESPOiiSE DATA signal. This causes Response (, 
data register A to be Eate~ onto the Accumulator Buss lines (ACXX). 
Sec GI 372, (Section VII, 8). 
The Read Commnnd Instructions "6514" causes a LOAD CDRA stgnal 
to be generated in the SC which loads data from the BAC lines into 
the comm:mcl data register A. See GI 369A and Figure 26. 
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The INT RFQlJEST bUS signal is set to OV (Interrupt). whenever 
a command word is needed or a Response wor~ ready for input. The 
interrupt is inhibited. if the computer has put the SC in the H'IT 
mode. A "616" and lOP I, puts the SC in the WAIT mode. A "616" and 
IOP2 allows the SC to continue operation. 
Whenever an interrupt is mad~ the computer will generate a series 
of "skip commands." The SC decodes SKIP ON RESPONSE FLAG and SKIP ON 
CO~ll1AND FLAG. sec Figure 18. If the SKIP BUS goes to GND (SKIP) the 
computer then skips the next instruction. This is used to get the 
computer to the correct interrupt service routine. The logic for 
generating a SKIP is as follows: 
SKIP = IOPl·"6l4"RDRAF WAIT + IOPl'''615'''CDRAE'WAIT 
where RDRAF - Response Data Register A Full 
CDRAE - Command Data Register A Empty 
The logic in the lower half of Figure 25 stores the fact of whether 
the two command registers and the t\-10 response registers are full or 
empty and generates two asynchronous load signals. The S030A (N) 
provides two phase clock signals for use only on 377A. 
A "616" and IOPI provides a INIT (initialize) signal to set the 
Register state (empty or full) to the etnpty condition. The interrupt 
F/F is also reset "lith the init:f.aUze signal. 
Upon start up, the four empty/full status flip-flops are set to 
empty. The se interrupts the cOlnputer and generates a skip when a 
SKIP ON Cm!;·1AND FLAG (sen is issued. This causes a READ COH~1A~D DATA 




command word in Register A. Next a latch is set. The logic for 
setting the latch iA: 
------ * LCDRB a CDRAE'CDRBF'~l 
* As soon as ~2 is true, LCDRB is generated. The latch is used to 
prevent a race con~i~ion. The LCDRB signal transfers th~ command 
word from command Register A to B. The COM}~ND DATA REGISTER A EMPTY 
F/F is set true with LCDRB. This causes the INTERRUPT to be set again 
and another: Cor,lmand word transferred from the Computer to Register A. 
The COMPo INTERFACE READY logic is: 
COlofi'. INTERFACE READY .. RDr.AF· RDRAE' CDRBF' CDRAE 
This alloWS the first cOI~and word to be generated. (Two command 
registers full, two empty response registers.) 
TR1S is shortened to approximately 500n5 by the two gate "one 
shot." TRl5 must not be negative when LCDRB is negative. At TRl5 
time the cOITJnnnd word has been generated and CDRB is then considered 
empty. At t!lat time, register A is transferred to B and another 
command word is requested. At TR38 time the command word is transferred 
.. 
from the serial in parallel out shift reei5ter to Response data register 
B. The RDRBE (empty) is reset false. If register A is not full (RDME 
false) thr:n a LRDRA slgna! is gencrnted !:hrough thC:! "race preventing 
latch." The clute is RD rezister A causes an interrupt and eventually 
an ENABLE RESPO:-:SE DATA, which transfers the data to the computer. 
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VIII. NASA DATA SYSTEM EXERCISE PROGRAH (NADSEP) 
This program is written in Hacro 8 for Digital Equipment Corporation's 
PUP-8L. It is intended for use \-lith the NASA Digital Data Acquisition 
System Controller. 
This program is \"rHten to accept input data in 8 convenient format t 
either from ctle ~clctype keyboard or the teletype papcr tape reader. 
The data is then assembled into a scries of command words for the System 
Controller. Oncc the ~ommand words are assembl~d, all modules are turned 
on and all unselected modules are turned off. 
At this time each command word is issued and each module response is 
s'.ored. While command words are being issued, the computer is analyzing 
the list of response • ... ords. The valid data responses are &nalyzed and th(~ 
high and low value for each tested module and channel is stored. If the 
response is an error, the module error counter for the appropriate error 
type is advanced by 1. 
The complete list of command words may bc! issued a predetermined numbcr 
of times" or until manually stopped by entering any charat tel from the kcyboard. 
After the test is completcd, the results are printed. The data 
consists of the number of errors of each type for each module tested and 
the high and low data limits for each module channel tested. 
The rate at which command '-lords are issued is controlled hy the System 
Controller. \o.'hen t:1C rate is low enough, the computer can analyze the response 
data betw(!en issl1ing command words. If the computer is unable to analyze 
the data as it comes in, the data is stored in memory. When the storage 
area is full, the cOr.lputer stops issuing command words until the data is 
analyzed. 
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The cotn.lland word data has the follmling format: 
This means that modules Ml and ~12 through M3 will be given identical tests. 
As many module groups as desired may be placed in this list, as long as 
they are all the same type of module. T signifies the module type 
11 for hi level 
Ll for low level CMIA 
L2 for low level ClAM 
The channels tested are e1 through e2 , and e3• As many channel groups 
as desired may be contained in the list. Thus, channels el through e2 
and e3 will be exercised for modules HI and M2 through M3• 
are of Type T. 
All modules 
There may be as many data statements as necessary to define the system 
being' tested. The computer will print a diagnostic statement if something 
is wrong with the data list. 
Two additional statements may be included in the data list. The 
stnteY:'.ent XlOOO indicates that the command word list is to be issued 1000 
times. The number is decimal and may be between 1 and 4095 inclusive. 
If this statement is not included, the test runs until any character 
is entered on the keyboard. 
The second statement is $1. This controls the way the command word 
list is assembled from the data list. Its purpose is to assemble command 




illustrate, consider the data list: 
1,5,3-5; Ii; ~··3, 7 
If $1 is not used, the command '<10rd sequence \07ou1d access modules and 
























Note that a module is accessed 4 times before the next module is considered. 
Now consider the case for the same data but with the $1 statement. 
1, 5, 3-5; ll; 1-3, 7 
$1 


























In this case. no module is accessed for two consecutive command words. 
Thus. proper interleave operation is achieved. 
Note that the data list can be formed to access certain modules more 
often than other "modules. 
If an error is made in entering data. "rubout" will delete characters 
one"at a time from the end of the list. A carriage return and line feed 
is considered as one character. The rubout prints a back slash (,) for 
each character deleted. 
The input list is terminated with an asterisk (*). When the * is 
sensed. the operator has the option of prepunching a paper tape of the test 
data. This may be used for data entry on future tests of that configuration. 
The system test begins as soon as the tape is punched. Test results 
are printed as soon as the test is completed. 
All numbers in the test results are decimal except the high and low 
data values. These are octal presentations of the data bits inc1udinb 
sign as re~eived from the system modules. 
Following are the results of a typical test sequence. 
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.. "===~== ........ =---';;......:==="""""==--..:.=-..;.-===="""-'-
ENTER DAT!-I 
56" (d-63"68-69iHH1,, 1" 15 
N\XH100* 
TAPE? 
(Y OR N) Y 
56"61-63,,68-69iHj0,, 1" 15 
X100B* 
MODULE CDB RPF MR 
0056 0000 0000 0000 
0061 0000 0000 0000 
0062 0000 0000 0000 
0063 0000 0000 0000 
0068 0000 0000 0000 
0069 0000 0.000 0000 
MODULE CHANNEL HIGH L01.v 
0056 0000 0000 0000 
0056 0001 0000 0000 
0056 0015 0000 0000 
0061 0000 0006 0005 
ee61 0001 0377 0400 
0061 0015 0356 e352 
0062 e000 0004 0003 
0062 0001 0377 0377 
0062 0015 0361 0360 
0063 0000 000LJ 0003 
0063 0001 0377 0lt00 
0063 0015 0354 0351 
0068 ·0000 0000 0000 
0068 0001 0000 0000 
0068 0015 0000 0000 
0069 0000 0000 0000 
0069 0801 0000 0000 










E n .. )l T4 
56 , (, 1- 63 , 6t: - 69 ; IJ ; vlJ 1, 15 
N\ X1fl0 0 * 
TAP'? (y on N ) Y 
56,61-63,68-69; H; (.) ., 1, 15 
X1(il(ilG* 
l'.ODULE CDB RPF Mn 
005 0(i}(I)0 0080 (iJ0(iJ(iJ 
(1(1)6 1 80(:) 0 0(1) 0(1) 01300 
0062 Cl (1 rl Q) 0000 00(1)0 
0061 0080 00(.)(.1 0000 
0068 00(,)0 0000 (iH!J00 
0069 0000 0.00.(1) 0000 
MODULE CHANNEL HIGH LOH 
0056 0000 0000 0000 
0056 0(iJ0 1 00HJ 0000 
0056 011 15 0GG0 0000 
006 1 (iJ(~C::l0 00 0 6 0005 
(i)r)61 000 1 0377 0L!00 
01361 00 15 0356 0352 
0862 19000 (I) vI Q1 LJ 0(1)03 
0(i)62 CI(iJ01 0377 0377 
0062 00 15 0361 036(J 
0063 . 0000 00(ilLJ 0003 
0063 (10 ~J 1 0377 o L; (i) 0 
1'1 (1 63 0015 035LJ 035 1 
0(168 00 Q ' 0(100 0(iJ~10 
C:1e68 (i)(il0 1 0 000 0000 
006 8 00 15 00 00 (1000 
0 8 69 00 0 00"0 CH{I(30 
0(169 (l)Qln 1 (I) 0 ril 0 00(1)0 
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Response (Pos. True) .5V/cm 
Response (Neg. True) .5V/cm 
Clock (Neg. True) 20V/cm 






-~.-.---------~_ .. -,~ 
-----~ lO).ls/cm 
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